An HEVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication

Ahmet Can Mert, Ercan Kalali, Ilker Hamzaoglu
Faculty of Engineering and Natural Sciences, Sabanci University
34956 Tuzla, Istanbul, Turkey
{ahmetcanmert, ercankalali, hamzaoglu}@sabanciuniv.edu

Abstract—Fractional interpolation is one of the most computationally intensive parts of High Efficiency Video Coding (HEVC) video encoder and decoder. In this paper, an HEVC fractional interpolation hardware using memory based constant multiplication is proposed. The proposed hardware uses memory based constant multiplication technique for implementing multiplication with constant coefficients. The proposed memory based constant multiplication hardware stores pre-computed products of an input pixel with multiple constant coefficients in memory. Several optimizations are proposed to reduce memory size. The proposed HEVC fractional interpolation hardware, in the worst case, can process 35 quad full HD (3840x2160) video frames per second. It has up to 31% less energy consumption than original HEVC fractional interpolation hardware.

Keywords—HEVC, Fractional Interpolation, Hardware Implementation, Memory Based Multiplication.

I. INTRODUCTION

Joint collaborative team on video coding (JCT-VC) recently developed a new video compression standard called High Efficiency Video Coding (HEVC) [1]-[5]. HEVC provides 50% better coding efficiency than H.264 video compression standard [6]. Fractional (half-pixel and quarter-pixel) interpolation is one of the most computationally intensive parts of HEVC video encoder and decoder. Fractional interpolation accounts for 25% and 50% of the HEVC encoder and decoder complexity, respectively [6].

In H.264 standard, a 6-tap FIR filter is used for half-pixel interpolation and bilinear filter is used for quarter-pixel interpolation [7, 8]. In HEVC standard, three different 8-tap FIR filters are used for half-pixel and quarter-pixel interpolations. Block sizes from 4x4 to 16x16 are used in H.264 standard. However, in HEVC standard, prediction unit (PU) sizes can be from 4x8/8x4 to 64x64. Therefore, HEVC fractional interpolation is more complex than H.264 fractional interpolation.

Memory based constant multiplication is an efficient computation technique [9, 10]. A memory based constant multiplication hardware stores pre-computed product values for an input word into memory and necessary product value is read from the memory using input word as the address.

In this paper, an HEVC fractional interpolation hardware using memory based constant multiplication for all PU sizes is designed and implemented using Verilog HDL. The proposed hardware uses memory based constant multiplication technique for implementing multiplication with constant coefficients. The proposed memory based constant multiplication hardware stores pre-computed products of an input pixel with multiple constant coefficients in memory. Several optimizations are proposed to reduce memory size.

Several HEVC fractional interpolation hardware are proposed in the literature [11]-[15]. In Section IV, they are compared with the HEVC fractional interpolation hardware proposed in this paper. They do not use memory based constant multiplication technique.

In [11], three different 8-tap FIR filters are implemented using a reconfigurable datapath. It can calculate one FIR filter output at a time. Therefore, it can only be used for motion compensation. The proposed hardware in [12] uses Hcub multiplierless constant multiplication (MCM) algorithm for multiplication with constant coefficients. In [13]-[15], the proposed hardware use adders and shifters for FIR filter implementation.

The rest of the paper is organized as follows. In Section II, HEVC fractional interpolation algorithm is explained. In Section III, the proposed HEVC fractional interpolation hardware is explained. The implementation results are given in Section IV. Section V presents the conclusion.

II. HEVC FRACTIONAL INTERPOLATION ALGORITHM

In HEVC, three different 8-tap FIR filters are used for both half-pixel and quarter-pixel interpolations. These three FIR filters type A, type B and type C are shown in (1), (2), and (3), respectively. The shift1 value is determined based on bit depth of the pixel.

In the fractional motion estimation operation.
The proposed HEVC fractional interpolation hardware for all PU sizes is shown in Fig. 3. The proposed hardware interpolates all the fractional pixels (half-pixels and quarter-pixels) for the luma component of a PU using integer or half-pixels. The proposed hardware is designed for 8x8 PU size and it produces necessary fractional pixels for an 8x8 PU. For other PU sizes, the PU is divided into 8x8 blocks, and the blocks are interpolated separately. For example, a 16x16 PU is divided into four 8x8 blocks and each 8x8 block is interpolated separately.

In the proposed hardware, 8x3 fractional pixels are interpolated in parallel using type A, type B and type C FIR filters. In the proposed hardware, common sub-expression calculation method proposed in [12] is used. As shown in Fig. 2, there are common sub-expressions in different filter type equations. Common sub-expressions in type A and type B filters are shown in blue boxes. Common sub-expressions in type B and type C filters are shown in green boxes. In the proposed hardware, common sub-expressions in different equations are calculated once, and the results are used in all the equations. The common sub-expressions are calculated in CSE datapath using adders and shifters.

Three on-chip transpose memories are used to store half-pixels necessary for interpolating quarter-pixels. The half-pixels are interpolated using integer pixels and the interpolated a, b and c half-pixels are stored in the transpose memories A, B and C, respectively. These on-chip memories reduce the required off-chip memory bandwidth and power consumption.

Each input pixel should be multiplied with multiple constant coefficients shown as red boxes in Fig. 2. Table I shows constant coefficient multiplications necessary for each input pixel. In the proposed hardware, constant coefficient multiplications are implemented using memory based constant multiplication technique. As shown in Table I, since constant coefficients of input pixels (A-4, A-6) and (A-3 … A-5) are different, two different memories, MEM1 and MEM2, are used to store pre-computed products of an input pixel with multiple constant coefficients.

Input pixels (A-4, A-6) need to be multiplied with constant coefficients 1, -5, -10 and -11. In the proposed hardware, MEM1 stores two product values $5xA$ and $-11xA$ for input pixel A. The product value $10xA$ is obtained from $5xA$ using shift operation. Input pixels (A-3 … A-5) need to be multiplied with constant coefficients 1, -5, -10, -11, 17, 40 and 58. In the proposed hardware, MEM2 stores four product values $5xA$, $-11xA$, $17xA$ and $29xA$ for input pixel A. Product values $10xA$ and $40xA$ are obtained from $5xA$ using shift operation. After constant coefficient multiplications are performed by memory based constant multiplication technique, fractional pixels are calculated using adder trees.

### TABLE I. CONSTANT COEFFICIENTS

<table>
<thead>
<tr>
<th>Input Pixel</th>
<th>Necessary Coefficients</th>
<th>Hardware</th>
<th>Stored Products</th>
</tr>
</thead>
<tbody>
<tr>
<td>A-5</td>
<td>1</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>A-4</td>
<td>1, -5, -10, -11</td>
<td>MEM1</td>
<td>5, -11</td>
</tr>
<tr>
<td>A-3</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM1</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-2</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-1</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-0</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-1</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-2</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-3</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-4</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-5</td>
<td>1, -5, -10, -11, 17, 40, 58</td>
<td>MEM2</td>
<td>5, -11, 17, 29</td>
</tr>
<tr>
<td>A-6</td>
<td>1, -5, -10, -11</td>
<td>MEM1</td>
<td>5, -11</td>
</tr>
<tr>
<td>A-7</td>
<td>1</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>
8-bit unsigned input pixel $A$ is used as the address of MEM1 and MEM2 memories. MEM1 stores 2 product values, $5xA$ and $-11x4$, in each address. MEM2 stores 4 product values, $5xA$, $-11x4$, $17xA$, and $29xA$, in each address. Since address ports of MEM1 and MEM2 are 8-bits, MEM1 and MEM2 store $2^8 \times 2$ and $2^8 \times 4$ product values, respectively.

Multiplications of an input pixel $A$ with constant coefficients 5, -11, 17 and 29 using additions and shifts are shown in (4-7) and Fig. 4. Products of an 8-bit unsigned input pixel with constant coefficients 5, -11, 17 and 29 are 11-bits, 13-bits, 13-bits and 13-bits, respectively. Therefore, MEM1 and MEM2 should store $11+13=24$ and $11+13+13+13=50$ bits in each address, respectively.

As shown in Fig. 4, least significant 2-bits of $5xA$, $-11xA$ and $29xA$, and least significant 4-bits of $17xA$ are equal to the bits of input pixel $A$. Therefore, these bits of the products do not need to be stored in memories. This optimization saves $2+2=4$ bits and $2+2+2+4=10$ bits in each address of MEM1 and MEM2, respectively. Also, least significant third bit of $Ax5$ is equal to the least significant third bit of $-11xA$ and $29xA$, and the least significant fourth bit of $5xA$ is equal to the least significant fourth bit of $-11xA$. Therefore, only least significant third and fourth bits of $5xA$ need to be stored in memories and they should be used for $5xA$, $-11xA$ and $29xA$. This optimization saves 2 bits and $2+1=3$ bits in each address of MEM1 and MEM2, respectively.

Using these optimizations, number of bits in each address of MEM1 is reduced from 24 to 18 and number of bits in each address of MEM2 is reduced from 50 to 37. The proposed memories, MEM1 and MEM2, are shown in Fig. 5.

Since 15 fractional pixels should be interpolated for each integer pixel, $64 \times 15$ fractional pixels should be interpolated for an $8 \times 8$ PU. $8 \times 7$ extra a, b, c half-pixels are necessary for the interpolation of quarter-pixels.

First, $8 \times 15$ a, b and c half-pixels necessary for interpolating quarter-pixels are interpolated in 15 clock cycles, and stored in the transpose memories A, B and C, respectively. Then, $8 \times 8$ d, h, n half-pixels are interpolated in 8 clock cycles. Finally, $9 \times 8 \times 8$ quarter-pixels are interpolated in $8 \times 3$ clock cycles using a, b and c half-pixels. There are three pipeline stages in the proposed hardware. Therefore, the proposed hardware, in the worst case, interpolates the fractional pixels for an $8 \times 8$ PU in 50 clock cycles.
IV. IMPLEMENTATION RESULTS

The proposed HEVC fractional interpolation hardware using memory based constant multiplication (FIHW_MEM) for all PU sizes is implemented using Verilog HDL. The Verilog RTL code is verified with RTL simulations. RTL simulation results matched the results of a software implementation of HEVC fractional interpolation algorithm.

The Verilog RTL code is synthesized and mapped to a Xilinx XC6VLX130T FF1156 FPGA with speed grade 3 using Xilinx ISE 14.7. FIHW_MEM FPGA implementation is verified to work at 233 MHz by post place and route simulations. Therefore, it can process 35 quad full HD (3840x2160) video frames per second. It uses 3806 LUTs, 3815 DFFs and 1498 Slices.

In this paper, two HEVC fractional interpolation hardware implementations are used for energy consumption comparison. The first one (FIHW_ORG) is the original hardware proposed in [12]. It computes type A, B and C filters separately. The second one (FIHW_MCM) is the MCM hardware proposed in [12]. It computes multiplications with constant coefficients using Hcub multiplierless constant multiplication (MCM) algorithm.

Verilog RTL codes of these two HEVC fractional interpolation hardware are synthesized and mapped to a Xilinx XC6VLX130T FF1156 FPGA with speed grade 3 using Xilinx ISE 14.7. FPGA implementation of FIHW_ORG uses 3752 LUTs, 3207 DFFs and 1848 Slices. FPGA implementation of FIHW_MCM uses 3370 LUTs, 3833 DFFs and 1543 Slices. FPGA implementations of FIHW_ORG and FIHW_MCM are verified to work at 154 and 200 MHz, respectively, by post place and route simulations. Therefore, FPGA implementations of FIHW_ORG and FIHW_MCM can process 23 and 30 quad full HD (3840x2160) video frames per second, respectively. The implementation results are shown in Table II.

Power consumptions of all FPGA implementations are estimated using Xilinx XPower Analyzer tool. Post place & route timing simulations are performed for Tennis, Kimono, Park Scene (1920x1080) video frames at 100 MHz [16] and signal activities are stored in VCD files. These VCD files are used for estimating power consumptions of the FPGA implementations. As shown in Fig. 6, the proposed FIHW_MEM has up to 31% and 12.3% less energy consumption than FIHW_ORG and FIHW_MCM, respectively.

Comparison of the proposed HEVC fractional interpolation hardware with the HEVC fractional interpolation hardware in the literature is shown in Table III. The proposed HEVC fractional interpolation hardware has higher throughput than [11]-[14]. Only hardware in [15] has higher throughput than the proposed hardware at the expense of more area. The hardware in [11] has less area than the proposed hardware. However, it can only be used for motion compensation.

V. CONCLUSION

In this paper, an HEVC fractional interpolation hardware using memory-based constant multiplication for all PU sizes is proposed. The proposed hardware is verified to work at 233 MHz in a Xilinx Virtex 6 FPGA. The FPGA implementation, in the worst case, can process 35 quad full HD (3840x2160) video frames per second. It has up to 31% less energy consumption than original HEVC fractional interpolation hardware.

ACKNOWLEDGMENT

This research was supported in part by the Scientific and Technological Research Council of Turkey (TUBITAK) under the contract 115E290.
TABLE III. HARDWARE COMPARISON

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FPGA</strong></td>
<td>Xilinx</td>
<td>Xilinx</td>
<td>Arria II</td>
<td>Xilinx</td>
<td>Stratix III</td>
</tr>
<tr>
<td><strong>Slices</strong></td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>2181</td>
<td>---</td>
</tr>
<tr>
<td><strong>LUTs</strong></td>
<td>3005</td>
<td>3929</td>
<td>18831</td>
<td>5017</td>
<td>7701</td>
</tr>
<tr>
<td><strong>Block RAMs</strong></td>
<td>2</td>
<td>6</td>
<td>---</td>
<td>2</td>
<td>---</td>
</tr>
<tr>
<td><strong>Max. Freq. (MHz)</strong></td>
<td>100</td>
<td>200</td>
<td>200</td>
<td>283</td>
<td>278</td>
</tr>
<tr>
<td><strong>Frames per second</strong></td>
<td>64</td>
<td>30</td>
<td>60</td>
<td>30</td>
<td>60</td>
</tr>
</tbody>
</table>

RESOURCES